PALMS - Princeton University
Princeton University
Dept. of Electrical Engineering
Navigation
Home
People
Projects
Cache Side-Channel
Crypto Acceleration
OpenSPARC Researh
Running Unvetted Programs
Secure Cloud Computing
SP and Bastion Secure Processor Architectures
SecureCore
Advanced Bit Manipulation
PAX
PLX
Publications
Research
Project Archive
Home
›
Publications
Architectural Techniques for Accelerating Subword Permutations with Repetitions
Authors:
McGregor, J.P.
;
Lee, R.B.
Source:
IEEE Transactions on Very Large Scale Integration Systems, Volume 11, Issue 3, p.325-335 (2003)
URL:
http://palms.ee.princeton.edu/PALMSopen/mcgregor03architectural.pdf
Keywords:
Cryptography
;
encryption
;
instruction set architecture
;
permutation
;
permutation instruction
;
processor architecture
;
subword parallelism
;
subword permutation
Tagged
XML
BibTex